This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How AXI addressing works for fixed burst with unaligned address.

Please consider following example:

Data bus width = 32 bit
burst size = 4 bytes
Burst length = 3
Address = 0x02
burst type = FIXED.

Write strobes are high from byte address 0x02 to the last byte in this burst i.e. in first data beat 2 write strobes are high and in remaining data beats all 4 are high.

If this is a write transfer which byte addresses of AXI slave will be written.

I am confused between these two:
1. In first data beat, byte locations 0x02 and 0x03 will be written. In second and subsequent data beats, since all strobes are high address 0x00 to 0x03 will be written
2. In first data beat, byte locations 0x02 and 0x03 will be written. In second and subsequent data beats, since address is 0x02, only two byte for 0x02 and 0x03 will be written.

Thanks in advance.

Parents

0 Virat Sharma over 11 years ago

Hi all
But here he has mention transfer size 4 bytes i.e. 32 bits at every beat needed to be transferred ???
so had VIk mentioned wrong data size and is it protocol violation
Vir
Cancel
Vote up 0 Vote down

Cancel

Reply

0 Virat Sharma over 11 years ago

Hi all
But here he has mention transfer size 4 bytes i.e. 32 bits at every beat needed to be transferred ???
so had VIk mentioned wrong data size and is it protocol violation
Vir
Cancel
Vote up 0 Vote down

Cancel

Children

No data