Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 729 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Normal store between exclusive transactions? 0

    • SoC Designer
    • Armv8-A
    • Semaphore
    12665 views
    1 reply
    Latest over 5 years ago
    by a.surati
  • Not Answered

    Welcome to the new Simulation Models forum 0

    1831 views
    0 replies
    Started over 5 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    TrustZone vs CMN 0

    11437 views
    0 replies
    Started over 5 years ago
    by Hunglin
  • Answered

    [NIC-400 Interconnect] Remap mode 0

    16118 views
    2 replies
    Latest over 5 years ago
    by Hieu Ho
  • Answered

    I am working on AXI vip and I am confused about where should I put logic about burst(FIXED,INCR,WRAP) can anybody give me direction ? +1

    • AXI4
    16310 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Inconsistency in latest AXI4 specification (version g) regarding INCR burst transfers. +1

    • AXI4
    15222 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    AMBA 5 CHI Memory Attributes 0

    • AMBA 5 CHI
    14616 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Compare the performance of In-order and Out-of-order in AXI protocol +1

    15911 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    CHI protocol cache line states +1

    • AMBA 5 CHI
    • SoC Verification
    18180 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Please explain some of the new ACE5 signals in relation to the MASTER and INTERCONNECT behavior 0

    • AMBA
    • ACE
    • ACE 5
    • interconnect
    • AMBA 5
    29974 views
    7 replies
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    How do I use M1 designstart fpga on Nexys4 DDR? 0

    11317 views
    0 replies
    Started over 5 years ago
    by Roy Kravitz
  • Not Answered

    Question related to Phases in APB 0

    17974 views
    1 reply
    Latest over 5 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Is M3 DesignStart similar to M7 Design Kit? (I don't yet have M7 Design Kit) 0

    • Cortex-M7
    • Cortex-M3
    • DesignStart
    12550 views
    1 reply
    Latest over 5 years ago
    by Andy Neil
  • Not Answered

    How to process raw data from monitor and convert it into set of commands + data exchange? 0

    11526 views
    0 replies
    Started over 5 years ago
    by aditya raja
  • Not Answered

    ARM-A15 SoC integration for Simulation (VCS) How to Enable traces for debug 0

    12034 views
    0 replies
    Started over 5 years ago
    by Moti88
  • Answered

    I am working on protocol checker VC of APB4 to which I have to test the assertions written. Does it mean I have to write test cases to verify my assertions? 0

    14854 views
    1 reply
    Latest over 5 years ago
    by aditya raja
  • Not Answered

    Coresight Architecture: Is it possible to include AHB ROM tables as part of system ROM table? 0

    • CoreSight Architecture
    • CoreSight
    12702 views
    0 replies
    Started over 5 years ago
    by Vignesh J
  • Not Answered

    Executable name in DS-5 Linux project 0

    • DS-5 Development Studio
    • executable
    • compilation
    • Linux
    12283 views
    0 replies
    Started over 5 years ago
    by Yakov Erlich
  • Not Answered

    AXI4 master requirements for unaligned transactions (address v/s WSTRB) 0

    17565 views
    1 reply
    Latest over 5 years ago
    by guimers8
  • Not Answered

    Missing CoreSight components in /renensas/r8a77970.dtsi 0

    • CoreSight Trace Funnel
    • replicator
    • TPIU
    • AMBA 3 ATB Interface
    • CoreSight System Trace Macrocell (STM)
    12910 views
    0 replies
    Started over 5 years ago
    by LWT
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone