Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 735 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Not Answered

    APB - Purpose of PADDR? 0

    • APB
    • APB Peripherals
    • AMBA 3 APB Interface
    • AMBA 2 APB Interface
    5098 views
    1 reply
    Latest over 4 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Application-code triggered simulation-stop Corstone-300 MPS3 FVP 0

    • Cortex-M55
    • Corstone SSE-300
    • Fixed Virtual Platforms (FVPs)
    2408 views
    2 replies
    Latest over 4 years ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    Program size of empty main function +1

    3348 views
    4 replies
    Latest over 4 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Does it use a Slow Clock to turn off Main Clock? 0

    2818 views
    0 replies
    Started over 4 years ago
    by Ridge Mao
  • Answered

    Can re-order depth affect functionality of write transaction? 0

    5683 views
    5 replies
    Latest over 4 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Alignment Address Calculation in AHB +1

    • AMBA
    • AHB
    • Interface
    22172 views
    5 replies
    Latest over 4 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    HTRANS when HREADY is low on the 2nd HCLK after starting the transfer 0

    • AMBA 3 AHB Interface
    • AHB
    4534 views
    1 reply
    Latest over 4 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Keil_v5 stopped recognizing Segger debugger 0

    1152 views
    0 replies
    Started over 4 years ago
    by bptsj
  • Answered

    AMBA TLM 2.0 Library & AMBA-PV Extensions to TLM +1

    7548 views
    3 replies
    Latest over 4 years ago
    by Toshihisa Oishi Arm Employee Badge
  • Not Answered

    Does CoreSight support ThunderX2 server? 0

    • CoreSight
    3580 views
    0 replies
    Started over 4 years ago
    by hi-watanabe
  • Not Answered

    DATABASE STC-STC12 COULDN'T FIND IN SELECT DEVICE FOR TARGET WHEN IT POP UP 0

    1154 views
    0 replies
    Started over 4 years ago
    by miee
  • Answered

    simuating assembly code in qemu +1

    2021 views
    1 reply
    Latest over 4 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    AHB two-cycle Response +1

    7609 views
    1 reply
    Latest over 5 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    In APB, for data bus width, can I increase from 32 bits(default) to 64 bits(as per my project requirements)? 0

    • APB
    • AMBA 2 APB Interface
    10551 views
    1 reply
    Latest over 5 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    what is "transfer" signal mentioned in the APB state diagram? Can I use "PSELx" signal to determine transfer is going to happen? 0

    • APB
    • AMBA 2 APB Interface
    7663 views
    1 reply
    Latest over 5 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Can secure states know that they are in secure state? 0

    7004 views
    0 replies
    Started over 5 years ago
    by chenyinhua
  • Not Answered

    L4 cache in N1 SDP SoC 0

    8122 views
    2 replies
    Latest over 5 years ago
    by Oliver Beirne Arm Employee Badge
  • Not Answered

    test cases for apb 0

    15171 views
    4 replies
    Latest over 5 years ago
    by Antonetta
  • Answered

    Number of masters/slaves in AHB 0

    11149 views
    1 reply
    Latest over 5 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Model debugger unstable when attempt to load more than one target +1

    3331 views
    3 replies
    Latest over 5 years ago
    by CDAMP
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone