Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 735 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    arm thumb state +1

    2239 views
    1 reply
    Latest over 5 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Need advice on finding "low end" SoC with Android support 0

    13252 views
    2 replies
    Latest over 5 years ago
    by Andy Victors
  • Not Answered

    Best most recent text on ARM arch 0

    14274 views
    2 replies
    Latest over 5 years ago
    by d.ry
  • Answered

    TRACE Signal usage in AXI5, ACE5, ACE5-lite +1

    13576 views
    1 reply
    Latest over 5 years ago
    by Xingguang Feng
  • Not Answered

    Basic register write data changes in assembly when NOP added 0

    • Custom SoC
    • Arm Assembly Language (ASM)
    12412 views
    0 replies
    Started over 5 years ago
    by nav_kris
  • Not Answered

    Interrupts and pipeline 0

    • Pipeline Control and Execution
    • Interrupt
    11818 views
    0 replies
    Started over 5 years ago
    by d.ry
  • Not Answered

    Normal store between exclusive transactions? 0

    • SoC Designer
    • Armv8-A
    • Semaphore
    12707 views
    1 reply
    Latest over 5 years ago
    by a.surati
  • Not Answered

    Welcome to the new Simulation Models forum 0

    1871 views
    0 replies
    Started over 5 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    TrustZone vs CMN 0

    11453 views
    0 replies
    Started over 5 years ago
    by Hunglin
  • Answered

    [NIC-400 Interconnect] Remap mode 0

    16221 views
    2 replies
    Latest over 5 years ago
    by Hieu Ho
  • Answered

    I am working on AXI vip and I am confused about where should I put logic about burst(FIXED,INCR,WRAP) can anybody give me direction ? +1

    • AXI4
    16375 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Inconsistency in latest AXI4 specification (version g) regarding INCR burst transfers. +1

    • AXI4
    15332 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    AMBA 5 CHI Memory Attributes 0

    • AMBA 5 CHI
    14695 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Compare the performance of In-order and Out-of-order in AXI protocol +1

    16012 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    CHI protocol cache line states +1

    • AMBA 5 CHI
    • SoC Verification
    18467 views
    1 reply
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Please explain some of the new ACE5 signals in relation to the MASTER and INTERCONNECT behavior 0

    • AMBA
    • ACE
    • ACE 5
    • interconnect
    • AMBA 5
    30396 views
    7 replies
    Latest over 5 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    How do I use M1 designstart fpga on Nexys4 DDR? 0

    11338 views
    0 replies
    Started over 5 years ago
    by Roy Kravitz
  • Not Answered

    Question related to Phases in APB 0

    18195 views
    1 reply
    Latest over 5 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Is M3 DesignStart similar to M7 Design Kit? (I don't yet have M7 Design Kit) 0

    • Cortex-M7
    • Cortex-M3
    • DesignStart
    12596 views
    1 reply
    Latest over 5 years ago
    by Andy Neil
  • Not Answered

    How to process raw data from monitor and convert it into set of commands + data exchange? 0

    11549 views
    0 replies
    Started over 5 years ago
    by aditya raja
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone