Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3580 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Where are the DSP prebuild libraries? 0

    • Digital Signal Processor (DSP)
    • STM32
    • Library
    • CMSIS
    1984 views
    0 replies
    Started over 5 years ago
    by eMKa
  • Not Answered

    MMU table management during CPU mode switch 0

    12803 views
    6 replies
    Latest over 5 years ago
    by flongnos
  • Not Answered

    L2 cache error injection for instructions and Prefetch Abort 0

    18989 views
    1 reply
    Latest over 5 years ago
    by flongnos
  • Answered

    Why is MDR (I2C Master Core) register is not updating ??? 0

    3122 views
    2 replies
    Latest over 5 years ago
    by omkardixi
  • Not Answered

    SVCall returning to 0xdeadbeee 0

    • Cortex-M7
    • 11 (SVCall)
    7923 views
    6 replies
    Latest over 5 years ago
    by DanS
  • Answered

    setting breakpoint from code +2

    • Cortex-M3
    • Cortex-M
    13030 views
    10 replies
    Latest over 5 years ago
    by Joseph Yiu Arm Employee Badge
  • Not Answered

    Unable to store my result back to the memory 0

    1236 views
    0 replies
    Started over 5 years ago
    by KushalSriv
  • Not Answered

    Cortex M0 (stm32l010) placing interrupt vector in ram for application starting from a proprietary bootloader 0

    • Cortex-M0
    • Interrupt Handling
    • 15 (SysTick)
    2180 views
    0 replies
    Started over 5 years ago
    by Andrea G. CoopBil
  • Not Answered

    What will be the reason for MDR register not getting updated?? 0

    • Cortex-M
    • Arm Support
    1874 views
    0 replies
    Started over 5 years ago
    by omkardixi
  • Answered

    gicv3 aarch32 icc_hsre +1

    44591 views
    15 replies
    Latest over 5 years ago
    by PJ Nee
  • Not Answered

    Invalidate queue 0

    11358 views
    1 reply
    Latest over 5 years ago
    by 42Bastian Schick
  • Answered

    Can I program M95640WP using CH341A Programmer +1

    2297 views
    1 reply
    Latest over 5 years ago
    by Oliver Beirne Arm Employee Badge
  • Not Answered

    AXI 4 Write Data Interleaving 0

    11946 views
    1 reply
    Latest over 5 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Process ADC data, moved by DMA, using CMSIS DSP: what's the right way? 0

    • Cortex-M
    • CMSIS
    • Cortex-M4
    107936 views
    44 replies
    Latest over 5 years ago
    by KyleZ
  • Not Answered

    GCC 9 stack protector comparing address of stack guard not value 0

    3171 views
    1 reply
    Latest over 5 years ago
    by 42Bastian Schick
  • Not Answered

    Booting of cortex M7 core, independently of cortex A53 core 0

    • Real Time Operating Systems (RTOS)
    • Cortex-A53
    • System on Chip (SoC)
    • Cortex-M7
    • operating systems
    2941 views
    1 reply
    Latest over 5 years ago
    by 42Bastian Schick
  • Not Answered

    INSTRUCTION SET OF CORTEX M55? 0

    1529 views
    0 replies
    Started over 5 years ago
    by Sony
  • Not Answered

    STLink Utility Target Address 0

    1634 views
    0 replies
    Started over 5 years ago
    by JRMN
  • Answered

    Event Recorder with STM32F0 0

    • Cortex-M0
    • SRAM
    8304 views
    9 replies
    Latest over 5 years ago
    by Adam Lins
  • Answered

    Assembly code +1

    3573 views
    1 reply
    Latest over 5 years ago
    by 42Bastian Schick
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone