• State Not Answered
  • Locked Locked
  • Replies 1 reply
  • Subscribers 352 subscribers
  • Views 2930 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex-R52 data cache content

Ziv

Hi everyone,

Is there a way to read the data cache content? I'm using Xilinx SoC ZCU102 evaluation board.

Thanks

Parents
  • 0

    This course covers the software aspects of designing with an  based device, highlighting the core architecture details and the   implementation choices. Topics include the AArch32 and AArch64 programmer's model, ARM v8-A exceptions' model, details of the available caching schemes and coherency management, memory management and the ARM memory model. Additionally, the ARM assembly section delivers the essential knowledge required for programming and debugging with T32, A32 and A64 assembly languages official site

Reply
  • 0

    This course covers the software aspects of designing with an  based device, highlighting the core architecture details and the   implementation choices. Topics include the AArch32 and AArch64 programmer's model, ARM v8-A exceptions' model, details of the available caching schemes and coherency management, memory management and the ARM memory model. Additionally, the ARM assembly section delivers the essential knowledge required for programming and debugging with T32, A32 and A64 assembly languages official site

Children
No data