• State Accepted Answer
  • Locked Locked
  • Replies 3 replies
  • Subscribers 349 subscribers
  • Views 4246 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

When to enable ARM Cortex A8 L1 cache parity detection

Paddu

Hi,

Our design use Cortex-A8 based AM335x.
We would like to know when to Enable the L1 cache parity(L1PE bit).
Is it before Cache invalidation or after Cache invalidation?
Couldn't find the procedure to enable L1 cache parity in Cortex-A8 manual.

Best Regards

0