This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Halt-on-debug scenario, halt the system counter when halting.

From "I2.2.2 Halt-on-debug", When the CNTCR.HDBG bit is set to 1, and the Halt-on-debug signal is implemented and asserted, the system counter is halted. Otherwise, the system counter ignores the state of this signal.

What are the practical use cases for pausing the system counter through an external debugger? When is it necessary to pause the counter through cross-triggering?

Parents
  • Let's assume one scenario in a multi PE system,  if one core is halted by the debugger while the system counter ( or global timer or system timer in other naming conventions ) continues to increase,  if the halted core was involved in time-sensitive tasks or synchronization with other cores, halting it could lead to inconsistencies or race conditions, as the other cores continue to operate and the system counter keeps incrementing.

Reply
  • Let's assume one scenario in a multi PE system,  if one core is halted by the debugger while the system counter ( or global timer or system timer in other naming conventions ) continues to increase,  if the halted core was involved in time-sensitive tasks or synchronization with other cores, halting it could lead to inconsistencies or race conditions, as the other cores continue to operate and the system counter keeps incrementing.

Children