• State Accepted Answer
  • Locked Locked
  • Replies 4 replies
  • Subscribers 350 subscribers
  • Views 2689 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SVC instruction execution inside the hard fault handler

Sudhu145

Hello everyone,

Processor : Arm Cortex-m4

For an experiment, I purposely triggering hard fault exception, by making T-bit in Execution Program Status Register to 0. The program execution control reaches hard fault handler.

Inside the hard fault handler I was triggering SVC instruction using "__asm volatile ("SVC #0");". After executing this line, system goes reset. 

May I know the reason.

Parents
  • +1 in reply to Sudhu145

    SVC from within a hard fault handler causes lockup on Cortex M cpus. I think the default behaviour on lockup is reset. I use Silabs EFM32 cpus, which have hardware options to not reset but simply stay in lockup. Yiu's Definitive Guide to M3/M4 includes commentary on lockup.

Reply
  • +1 in reply to Sudhu145

    SVC from within a hard fault handler causes lockup on Cortex M cpus. I think the default behaviour on lockup is reset. I use Silabs EFM32 cpus, which have hardware options to not reset but simply stay in lockup. Yiu's Definitive Guide to M3/M4 includes commentary on lockup.

Children