This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

About CPU behavior when it receives error response signal during reading or writing

Hi Arm,
We use Cortex R5 and Cortex M33 in our embedded system, and there’s a controller between CPUs and PSRAMs. When CPU accesses PSRAM, controller will check whether the access is permitted, and if it’s not permitted, controller will return error response signal to CPU. In receiving error response tests, CPU goes into exception when read operation triggers errors, but works normally when write operation triggers errors. So what causes the difference between CPU behavior when CPU receives error response signal during reading or writing? And how CPU deal with error response signal in it’s internals?

Parents
  • Hello

    Apologies for the delay in anyone responding to this question. The Community Help forum is for general questions about using the Arm Community. I have moved your question to the Architectures and Processors forum where someone may be able to help you.

    Oli

    Arm Community Manager

Reply
  • Hello

    Apologies for the delay in anyone responding to this question. The Community Help forum is for general questions about using the Arm Community. I have moved your question to the Architectures and Processors forum where someone may be able to help you.

    Oli

    Arm Community Manager

Children
No data