Architectures and Processors forum Enable/Disable L2 cache on ARM Cortex-A72

State Accepted Answer
Locked Locked
Replies 4 replies
Subscribers 349 subscribers
Views 2730 views
Users 0 members are here

Options

Related

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Enable/Disable L2 cache on ARM Cortex-A72

Chanh over 2 years ago

Hi all,

Is it possible to Enable/Disable L2 cache on ARM Cortex-A72? If yes could you please guide on how to do that?

Thanks a lot.

Top replies

42Bastian Schick over 2 years ago in reply to Chanh +1 verified

Chanh said: I still set up MMU, is there any issue? I don't see any. Chanh said: I still can observe the timing increase a lot when I perform those steps. Timing increase after disabling the cache...

Parents

+1 42Bastian Schick over 2 years ago in reply to Chanh

Chanh said:
I still set up MMU, is there any issue?

I don't see any.

Chanh said:
I still can observe the timing increase a lot when I perform those steps.

Timing increase after disabling the cache? For sure. That's what caches are for!
Cancel
Up +1 Down

Cancel

Reply

+1 42Bastian Schick over 2 years ago in reply to Chanh

Chanh said:
I still set up MMU, is there any issue?

I don't see any.

Chanh said:
I still can observe the timing increase a lot when I perform those steps.

Timing increase after disabling the cache? For sure. That's what caches are for!
Cancel
Up +1 Down

Cancel

Children

0 Chanh over 2 years ago in reply to 42Bastian Schick

Hi Schick,

Got it. Thanks.
Cancel
Up 0 Down

Cancel