• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 5 replies
  • Subscribers 350 subscribers
  • Views 13091 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Support for pipelining flops in AXI

Naveen

Hi All,

Does ARM support pipelining flops in between valid/ready signals?Can someone explain why its *not* possible?

Thanks

Parents
  • 0 in reply to Xingguang Feng

    Hi Feng,

    I read the BP130 datasheet, and it mention there are full registered and registered forward path two modes in RegSliceAxi.

    Do you know which document have detail block logic diagram of RegSliveAxi or where I could find them. Trying to understand all the signals timing relationship after enable these modes between address, data, contorl, valid and ready signals.

    Thanks, Tommy

Reply
  • 0 in reply to Xingguang Feng

    Hi Feng,

    I read the BP130 datasheet, and it mention there are full registered and registered forward path two modes in RegSliceAxi.

    Do you know which document have detail block logic diagram of RegSliveAxi or where I could find them. Trying to understand all the signals timing relationship after enable these modes between address, data, contorl, valid and ready signals.

    Thanks, Tommy

Children