This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Support for pipelining flops in AXI

Hi All,

Does ARM support pipelining flops in between valid/ready signals?Can someone explain why its *not* possible?

Thanks

0