Architectures and Processors forum Support for pipelining flops in AXI

State Accepted Answer
+1 person also asked this people also asked this
Locked Locked
Replies 5 replies
Subscribers 350 subscribers
Views 13090 views
Users 0 members are here

2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Support for pipelining flops in AXI

Naveen over 11 years ago

Hi All,

Does ARM support pipelining flops in between valid/ready signals?Can someone explain why its *not* possible?

Thanks

Top replies

Xingguang Feng over 10 years ago in reply to Chieh-TE +1 verified

Hello Tommy, I believe you are talking about the Technical Overview. That's the only BP-130 document publicly accessible from Infocenter. Xingguang

Parents

+1 Xingguang Feng over 10 years ago in reply to Chieh-TE

Hello Tommy,
I believe you are talking about the Technical Overview.
That's the only BP-130 document publicly accessible from Infocenter.
Xingguang
Cancel
Vote up +1 Vote down

Cancel

Reply

+1 Xingguang Feng over 10 years ago in reply to Chieh-TE

Hello Tommy,
I believe you are talking about the Technical Overview.
That's the only BP-130 document publicly accessible from Infocenter.
Xingguang
Cancel
Vote up +1 Vote down

Cancel

Children

No data