We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
the system have 2 masters - M0,M1, and 2 slaves- S0, S1.M0 transmit to S0, INCR4 : NON,SEQ and then early burst termination and M1 transmit to S1 new burst.In that clock cycle what S0 expects to see (in order to know on early burst termination):1. hsel HIGH + htrans = IDLE.2. hsel LOW
In that case I'd propably expect to see behaviour 2 as behaviour 1 suggests that there is some sort of state machine in the interconnect that will generate the final IDLE transfer the target is selected for.
Finishing a sequence of transfers with a final IDLE transfer is only really a recommended behaviour for "locked" sequences, where the IDLE ensures that 2 separate "locked" bursts are not all locked together as one longer sequence, so it's not something you could rely on seeing a transfer source generating for non-locked transfers.