We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Refer Cortex R52 TRM, 3.3.17 "Configuration Base Address Register"
"The IMP_CBAR holds the physical base address of the memory-mapped GIC Distributor registers."
However when I try to access this register, it causes a trap as "Undefined instruction".
Can you help me here ?
Hi Ayan - AEM FVP is not a core specific model so it doesn't have implementation defined registers such as IMP_CBAR. Please use ARMCortexR52x1CT (see the link below), instead.
https://developer.arm.com/documentation/100964/1120/Fast-Models-components/Core-components/ARMCortexR52x1CT
It's a license protected FVP. If you'd like to purchase or evaluate the FVP, please contact Arm representatives.