This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Armv8-R AEM FVP AArch32 mode - Access to IMP_CBAR causes a crash

Refer Cortex R52 TRM, 3.3.17  "Configuration Base Address Register"

"The IMP_CBAR holds the physical base address of the memory-mapped GIC Distributor registers."

However when I try to access this register, it causes a trap as "Undefined instruction".

Can you help me here ?

Parents Reply Children
No data