• State Suggested Answer
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 90 subscribers
  • Views 1014 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Armv8-R AEM FVP AArch32 mode - Access to IMP_CBAR causes a crash

Ayan Kumar

Refer Cortex R52 TRM, 3.3.17  "Configuration Base Address Register"

"The IMP_CBAR holds the physical base address of the memory-mapped GIC Distributor registers."

However when I try to access this register, it causes a trap as "Undefined instruction".

Can you help me here ?

Parents
  • 0

    executed is not recognized by the processor. This could be due to a number of reasons, including incorrect configuration of the memory-mapped GIC Distributor registers, incorrect access permissions for the process attempting to access the register, or the instruction being unsupported on the specific processor.

    In order to resolve this issue, you may want to verify that the memory-mapped GIC Distributor register has been configured correctly and that the process attempting to access the register has the correct access permissions. Additionally, you may want to check the specifications of the Cortex R52 processor you are using to ensure that it supports the instruction being executed.

Reply
  • 0

    executed is not recognized by the processor. This could be due to a number of reasons, including incorrect configuration of the memory-mapped GIC Distributor registers, incorrect access permissions for the process attempting to access the register, or the instruction being unsupported on the specific processor.

    In order to resolve this issue, you may want to verify that the memory-mapped GIC Distributor register has been configured correctly and that the process attempting to access the register has the correct access permissions. Additionally, you may want to check the specifications of the Cortex R52 processor you are using to ensure that it supports the instruction being executed.

Children
No data