We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi all. As you know, there is cache in Mail400 and A35 seperately. Do I need to implement hardware cache coherence between them, for example, using CCI.
I am designing an SOC chip with A35 and mali400. I do not know the data those need to be exchanged between mali400 and A35. If they are just some configurations, then perhaps they can be set as non-cacheable. If they are big data, then maybe it's better to set them as cachable. If the data are set as cachable, then maybe I have to consider the coherence between the cache in mali400 and A35.
As Peter Harris said, there is no hardware coherence between mali400 and CPU.