For the path between fclk and tck, how do I add SDC constraints? False path or max-delay?
Below are some of these pathes.
Thanks a lot. I will move it to SoC Design forum
Done :)