Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3593 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    Nuvoton M2351 Keil RTX5 Hard faults on OS initialization 0

    • Cortex-M23
    • TrustZone for Armv8-M
    • Armv8-M
    5252 views
    2 replies
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Suggested Answer

    Best IDE to start with? 0

    5116 views
    1 reply
    Latest over 6 years ago
    by Trampas
  • Not Answered

    linked lists in lpc2136 error initializing pointers in null 0

    4648 views
    4 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    EXC_RETURN when is floating point stack save? 0

    3928 views
    1 reply
    Latest over 6 years ago
    by Trampas
  • Not Answered

    Problem with Keil setup for NXP MKV 0

    2977 views
    1 reply
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Not Answered

    ARMv8-M MPS2_AEMv8M FVP, try to manually set XPSR in Privileged Secure state, the exception number cannot be set successfully. 0

    • AEMv8 FVP
    • Armv8-M
    2538 views
    0 replies
    Started over 6 years ago
    by Tao Lu
  • Not Answered

    Low-Level NOR Chip Interfacing and Embedded File System (EFS) Resources 0

    • Real Time Operating Systems (RTOS)
    • Timing
    • Keil Cortex-M Eval Boards
    • Clocking Structures & Timing Mechanisms
    • Keil MDK Professional Edition
    • Cortex-M4
    • CMSIS RTOS
    • Memory Devices
    • Memory
    2886 views
    0 replies
    Started over 6 years ago
    by japolo
  • Not Answered

    Runtime error when call a function from out of task 0

    2344 views
    1 reply
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    gnu toolchain for compiling Cortex-A code on my MAC os version 10.14. +1

    21606 views
    1 reply
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    Question about program flow prediction 0

    • Cortex-A
    • Program Flow Trace Macrocell (PTM)
    19483 views
    0 replies
    Started over 6 years ago
    by alireza11048
  • Answered

    How to verify the Cortex-M0 thumb instructions ? I found one chip( RAM &FLASH is OK) when it run LDR relative instructions,the program is in Hardfault。But others run the same code is OK 0

    17632 views
    19 replies
    Latest over 6 years ago
    by hyue
  • Answered

    Cortex-R5 r1p2: Data/Instruction Cache - Configuration during startup, run-time? Specific considerations using RTOS, DMA? +1

    7395 views
    4 replies
    Latest over 6 years ago
    by RLA
  • Not Answered

    About the SBC for standard developing 0

    • Single Board Computer (SBC)
    19311 views
    0 replies
    Started over 6 years ago
    by Miguel87
  • Not Answered

    Function with different types of arguments 0

    2461 views
    1 reply
    Latest over 6 years ago
    by d3x0r
  • Answered

    Arm Cortex-A8 program flow prediction +1

    • Armv7-A
    • Cache
    • Out-of-order Execution
    • Cortex-A
    3967 views
    1 reply
    Latest over 6 years ago
    by Andy Neil
  • Not Answered

    Arm Cortex-A8 program flow prediction 0

    • Cache
    • Out-of-order Execution
    • Cortex-A8
    19208 views
    0 replies
    Started over 6 years ago
    by alireza11048
  • Answered

    Shifted binary generated by arm-none-eabi-objcopy +1

    • GCC
    • Cortex-A
    • Cortex-M
    • Baremetal
    10150 views
    8 replies
    Latest over 6 years ago
    by en2senpai
  • Not Answered

    Shifted binary produced by arm-none-eabi-objcopy 0

    • GCC
    20656 views
    0 replies
    Started over 6 years ago
    by en2senpai
  • Not Answered

    Can anybody help me out on reading a Tach signal from DC fan and controlling an LED on/off. MCU - LPC1768 0

    3455 views
    2 replies
    Latest over 6 years ago
    by Trampas
  • Not Answered

    What is arrangement specifier(.16b,.8b) in ARM assembly language instructions? 0

    • SIMD and Vector Processing Instructions
    • Armv8-A
    • NEON
    18972 views
    0 replies
    Started over 6 years ago
    by surajrgupta
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone