Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3590 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    Is preemption possible after state change to non-secure using BLXNS? 0

    • TrustZone for Armv8-M
    • Cortex-M33
    • Armv8-M
    1832 views
    1 reply
    Latest over 4 years ago
    by Uma Ramalingam Arm Employee Badge
  • Not Answered

    Some basic question about Juno R2 0

    2601 views
    0 replies
    Started over 4 years ago
    by Chris Jin
  • Answered

    Would and How arm/trustfirmware take care of cache coherence in trustzone technology? 0

    15361 views
    3 replies
    Latest over 4 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Answered

    MPU enabling triggers hard fault 0

    3646 views
    1 reply
    Latest over 4 years ago
    by Robert McNamara
  • Not Answered

    Cortex-M55 + Helium dev/eval board 0

    • Cortex-M55
    • Helium
    • Development Boards
    • Evaluation Boards
    1471 views
    0 replies
    Started over 4 years ago
    by Yevhenii
  • Answered

    Is there an xml version of the official manual document of the Armv8.1-M architecture? 0

    • Armv8.1-M
    2753 views
    5 replies
    Latest over 4 years ago
    by hoth
  • Answered

    cpsid from non-secure triggers SecureFault 0

    • ARMv8 Exception Model
    • CoreLink SSE-200 Subsystem
    • TrustZone
    4752 views
    3 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Link (?) problem using pre-built cross-compiler 0

    8387 views
    15 replies
    Latest over 4 years ago
    by smblackledge
  • Not Answered

    [MSP/PSP] Context switching + Interrupt handling 0

    • mbed OS
    • R13 (SP Stack Pointer)
    • Cortex-M0+
    • 11 (SVCall)
    3907 views
    3 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Bare Metal Code Development for iMX8M Mini 0

    • Arm Compiler
    • Compilers
    • Baremetal
    8932 views
    13 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Answered

    64-bit divider using Cortex-M3 0

    • Cortex-M3
    • Arm Assembly Language (ASM)
    3164 views
    5 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Why performance is higher on LITTLE cores? 0

    • big.LITTLE
    • performance
    • multithreading
    14061 views
    14 replies
    Latest over 4 years ago
    by zois
  • Answered

    [Cortex M0+] Use the same ISR for multiple interrupt sources 0

    • mbed OS
    • Interrupt Handling
    • Cortex-M0+
    3040 views
    3 replies
    Latest over 4 years ago
    by riglesias
  • Not Answered

    VCVT instruction in ARM M4-F 0

    • Floating-Point Processing Instructions
    • Floating Point
    • Cortex-M4
    2050 views
    1 reply
    Latest over 4 years ago
    by 42Bastian Schick
  • Answered

    Cortex M-7: How to tell the current privilege level? 0

    • Real Time Operating Systems (RTOS)
    • Cortex-M7
    • Registers
    6128 views
    4 replies
    Latest over 4 years ago
    by tobermory
  • Answered

    Why does the following code not blinking the built-in LED (A_5) on an F103RB board when using the CIM-RTOS2 API. The same code works when using the older CIM-RTOS API. There are no compilation errors: no errors no warning when compiling. The code does work 0

    2073 views
    2 replies
    Latest over 4 years ago
    by HendersonH
  • Suggested Answer

    CMSIS-RTOS2 not working on the F103RB board 0

    2014 views
    1 reply
    Latest over 4 years ago
    by Andy Neil
  • Answered

    STM32F103RB (Cortex M3): Connecting to CPU via connect under reset failed after flashing a deep sleep mode manager software 0

    • Cortex-M3
    • STM32 F1
    6443 views
    9 replies
    Latest over 4 years ago
    by Nidhal Ben Othmen
  • Suggested Answer

    multiple uart managing stm32 0

    2109 views
    1 reply
    Latest over 4 years ago
    by Andy Neil
  • Answered

    Understanding the ARM processor 0

    4444 views
    2 replies
    Latest over 4 years ago
    by Evans123
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone