Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3628 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Not Answered

    flush_cache_all() API consuming 200+ microseconds. 0

    21557 views
    4 replies
    Latest over 6 years ago
    by vaiyawa
  • Answered

    R5 vs A9 Performances +1

    • Cortex-A9
    • Cortex-R5
    13644 views
    9 replies
    Latest over 6 years ago
    by Poz1
  • Suggested Answer

    Where can I apply for cortex m0/m3 IP with GDSII files 0

    3134 views
    1 reply
    Latest over 6 years ago
    by Andy Neil
  • Not Answered

    Is it typical at least 2 cycles taken for load from and store to a zero wait state accessible memory? 0

    • Memory Access Instructions
    4632 views
    4 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    Address memory of the next instruction in A9 MPCore 0

    • R15 (PC Program Counter)
    21933 views
    3 replies
    Latest over 6 years ago
    by dVaquerizo
  • Answered

    How to flush write buffer when memory attribute is normal_nc 0

    • Cache coherency
    26777 views
    4 replies
    Latest over 6 years ago
    by bamvor2022
  • Answered

    ARM R5 and A53 cores coexist +1

    27182 views
    2 replies
    Latest over 6 years ago
    by Stuart Hirons Arm Employee Badge
  • Not Answered

    Hard fault : Cortex M0+ platform. 0

    • Cortex-M0+
    5005 views
    4 replies
    Latest over 6 years ago
    by Tejeshwar
  • Answered

    Is a MOV using high registers (R8-R15) possible with the ARMv6-M architecture? 0

    • Armv6-M
    • Documentation
    5444 views
    3 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    How to test atomic access implemented with Load Store Exclusive Assembly (LDREX / STREX) 0

    • Cortex-M4
    4580 views
    1 reply
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    Invalid state usage fault( INVSTATE ) for arm instruction 0

    12314 views
    2 replies
    Latest over 6 years ago
    by anoop
  • Not Answered

    The "usage model" of ARMv8 SVE contiguous "non-fault" load instructions ? 0

    • Armv8-A
    23054 views
    2 replies
    Latest over 6 years ago
    by alexn
  • Not Answered

    How to do from Secure(EL3) to Non-secure Exception level transition in ARMV8-A ? +1

    • EL1
    • EL3
    • EL2
    • AArch64
    • ARMv8 Exception Model
    29080 views
    4 replies
    Latest over 6 years ago
    by Mr_Sanjay
  • Suggested Answer

    Partial register dependency neon 0

    • Cortex-A57
    • AArch64
    • optimization
    • NEON
    28769 views
    4 replies
    Latest over 6 years ago
    by doofenstein
  • Not Answered

    Building Ne10 Library With ArmCompiler 5 on ARM Cortex A9 0

    • Arm Compiler 6
    • Cortex-A9
    • NEON
    • Arm Compiler 5
    19043 views
    0 replies
    Started over 6 years ago
    by BurakSeker
  • Not Answered

    Resetting GIC by SW? 0

    • Cortex-A53
    • GICv3/v4
    • Cortex-M3
    19840 views
    0 replies
    Started over 6 years ago
    by kabel
  • Suggested Answer

    Guide for setting configuration 0

    2605 views
    1 reply
    Latest over 6 years ago
    by Andy Neil
  • Not Answered

    [ArmV8] [Cortex-A53] [PMU] PM_CCNTR to measure cpuload 0

    • Cortex-A53
    • performance analysis
    • Armv8-A
    20252 views
    2 replies
    Latest over 6 years ago
    by Amr Fawzy
  • Suggested Answer

    cortex M0 based mcu dac error 0

    • Cortex-M0
    4851 views
    3 replies
    Latest over 6 years ago
    by Andy Neil
  • Answered

    How to specify virtual Address for pl011 uart in linux kernel 0

    • APB Peripherals
    • Arm11
    • PrimeCell UART (PL011)
    • Interrupt
    23392 views
    10 replies
    Latest over 6 years ago
    by Brayden
<>