Basically I want to provide delay of 15 clock cycles for writing and reading through axi4 bus .Is it possible?
Hello,
I will attche the timing charts of 4 burst and 1 burst cases.Could you let me know if there are anything strange?
(1) 4 Burst
(2) 1 Burst
Best regards,Yasuhiko Koumoto.