• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 352 subscribers
  • Views 1327 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can I Access Cacheable Areas with Data Cache Disabled?

daehyunyoon

Hi Community!

■ Issue Description
Errors occur in the burst waveform when accessing external SRAM. The test conditions are as follows:

- MMU enabled

- Data cache disabled

- Page table of the external SRAM area set as cacheable (== write-back/read-write/allocate)


■ Inquiry
I'm inquiring whether it is permissible to access cacheable areas (== write-back/read-write/allocate) with the data cache disabled.

If anyone could help regarding this , then it would solve a long standing problem for me.

Regards

0