We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi ,
we are facing issue 798870: A memory read can stall indefinitely in the L2 cache, to work around to set L2ACTLR [7], we need to set the bit in SBL or we can mange setting the bit in application?
Hi Annie,
sorry i am new to it , it belongs to Architectures and Processors forum
Hi there, no need to worry. Thank you for letting me know, I have moved your question now. Many thanks.