• State Suggested Answer
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 351 subscribers
  • Views 3662 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

memcpy on cortex-m7 causes unaligned usage fault

Seng Tak GOH

Hi,

I am migrating my application FW written in C from original target architecture of  cortex-M4 to M7. 

A piece of code that works on M4 now triggers an unaligned usage fault on M7, which does memcpy from peripherals region (BKPSRAM in the MCU) to the SRAM1.

The problem I am facing is rather intriguing...the fault would be triggered if the pointer of the destination memory is ODD, no problem if it is EVEN and no matter if it is aligned, and even if the pointer is ODD, there is no fault if the size of the data does not exceed 4 bytes. 

The instruction that causes the fault is a LDR, which should support unaligned memory transfer.  

Any idea is highly welcomed!

Parents
  • 0 in reply to Pavel A

    Hi Pavel,

    Yeah I am aware of the aligned access requirement of the device region. But just curious as the device region is the source but not the destination.

    I have tested memcpy with data size from 1 to 5 bytes, only failing from 5 bytes and more. Am just curious why would operations with 1 or 2 or 3 bytes did not cause any fault...

Reply
  • 0 in reply to Pavel A

    Hi Pavel,

    Yeah I am aware of the aligned access requirement of the device region. But just curious as the device region is the source but not the destination.

    I have tested memcpy with data size from 1 to 5 bytes, only failing from 5 bytes and more. Am just curious why would operations with 1 or 2 or 3 bytes did not cause any fault...

Children