This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Please help about AMBA AXI 3.0

I am a junior ASIC engineer. At the moment, I have three the question about AMBA AXI 3.0

1. No combination paths between master and slave, all timing path must be registered. Why the VALID and READY signals can assert in the same time ?

2. In the FIXED burst address, If Start_Address = 0x48, Burst_length = 4, Burst_size = 4 --> can you calculate for me ?

3. If I have a FIXED bursts address, Can I read FIFO 8 times in a row ?

4. What the different between READ ADDRESS channel and WRITE ADDRESS channel ? can it combine into one channel ?

If you have figure illustrate, please show me !!!

Thank you so much.

Parents
  • Hello,

    1. No combination paths between master and slave, all timing path must be registered. Why the VALID and READY signals can assert in the same time ?

    Between a master and a slave (i.e. VALID and READY) should not be always registered. In the case VALID is output and READY is input from a master side, when READY is activate within one CLK cycle after VALID was activated, it is the situation that the VALID and READY assert at the same tame. This case may happen READY is made directly from VALID.

    2. In the FIXED burst address, If Start_Address = 0x48, Burst_length = 4, Burst_size = 4 --> can you calculate for me ?

    It is the same as such a transaction of which address is 0x48 and of which size is 4 bytes is repeated 4 times.

    3. If I have a FIXED bursts address, Can I read FIFO 8 times in a row ?

    It is true if the burst length is 8.

    Regarding 'in a row', I cannot understand the meaning.

    4. What the different between READ ADDRESS channel and WRITE ADDRESS channel ? can it combine into one channel ?

    AXI read channel and write channel are independent (should be work concurrently) and it is impossible to combine signals of the read and write channels.

    However, Read-After-Write (i.e. the data dependency of the same address between the read and write channel) should be considered.

    Best regards,

    Yasuhiko Koumoto.

Reply
  • Hello,

    1. No combination paths between master and slave, all timing path must be registered. Why the VALID and READY signals can assert in the same time ?

    Between a master and a slave (i.e. VALID and READY) should not be always registered. In the case VALID is output and READY is input from a master side, when READY is activate within one CLK cycle after VALID was activated, it is the situation that the VALID and READY assert at the same tame. This case may happen READY is made directly from VALID.

    2. In the FIXED burst address, If Start_Address = 0x48, Burst_length = 4, Burst_size = 4 --> can you calculate for me ?

    It is the same as such a transaction of which address is 0x48 and of which size is 4 bytes is repeated 4 times.

    3. If I have a FIXED bursts address, Can I read FIFO 8 times in a row ?

    It is true if the burst length is 8.

    Regarding 'in a row', I cannot understand the meaning.

    4. What the different between READ ADDRESS channel and WRITE ADDRESS channel ? can it combine into one channel ?

    AXI read channel and write channel are independent (should be work concurrently) and it is impossible to combine signals of the read and write channels.

    However, Read-After-Write (i.e. the data dependency of the same address between the read and write channel) should be considered.

    Best regards,

    Yasuhiko Koumoto.

Children