Hi,
I am looking on some info on prefetch (of instruction) in cortex-r.
I have a very inefficient (power wise) memory which usually is not access, even with branch predictor I will have many unneeded accesses.
In some older ARM architecture there was a known note it can not cross 1-KB boundary. Is there any known (published) statement for cortex-R?
Thanks,
Yaniv