• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 27 replies
  • Subscribers 351 subscribers
  • Views 22303 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CPU Reset during a Debug session

Kashif

Hi All,

I am trying to reset the CPU in the middle of a debugging session. I am using Application Interrupt and Reset control register by setting the SysResetReq bit in the SCB block. (this preserves the current debugging session also).

However, as I am using ASM its a bit cumbersome.  This is the code snippet I am trying to use..

AIRCR   EQU 0xE000ED0C.

.

ldrr10, =0x05FA0000
LDRR8, =AIRCR ;
STRR8, [R10];

Any feedback/input help will always be appreciated.

Thanks!!

BR,

\ksnf3000

Parents
  • 0 Arm Employee Badge in reply to Kashif

    The state of SRAM in your system after a soft reset will be determined by the design of your specific system.  You need to consult the manufacturer's documentation for that.

    If I understand correctly, your software requires the ability to initiate a soft reset while preserving some amount of state in the SRAM.  Is this data or are you executing out of SRAM at this point?  You have suggested earlier that you would like the system to resume execution where it left off after triggering the reset.  This is not the behaviour of the hardware so you would need to implement your software such that after the reset handler has executed and you have re-initialised your CPU, you pick up the state and resume whatever processing you suspended to do the reset.

Reply
  • 0 Arm Employee Badge in reply to Kashif

    The state of SRAM in your system after a soft reset will be determined by the design of your specific system.  You need to consult the manufacturer's documentation for that.

    If I understand correctly, your software requires the ability to initiate a soft reset while preserving some amount of state in the SRAM.  Is this data or are you executing out of SRAM at this point?  You have suggested earlier that you would like the system to resume execution where it left off after triggering the reset.  This is not the behaviour of the hardware so you would need to implement your software such that after the reset handler has executed and you have re-initialised your CPU, you pick up the state and resume whatever processing you suspended to do the reset.

Children
No data