• State Accepted Answer
  • Locked Locked
  • Replies 12 replies
  • Subscribers 348 subscribers
  • Views 18911 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Does ARMv8 SOC support cache lockdown?

chinatiger

hi, experts:

In ARMv8 Arch reference manual, it said:

ARMv8 supports cache lockdown feature, but it is implementation defined.

So, my question is:

Has the integrated L2 Cache controller some registers related lockdown feature settings?

I didn't find them in Cortex-A57 TRM.

best wishes,

Parents Reply Children
  • 0 Arm Employee Badge in reply to chinatiger

    Most ARM SoCs include a small on-chip SRAM for the lowest level firmware to use during boot, which is enough to run the ROM-based bootloader code which initializes the memory controllers to talk to the outside world (e.g., flash and DDR memory) and bootstraps the next level in the boot chain.

    As soon as you have that there is no need to run the bootloader from on-chip RAM, you can bootstrap the main firmware and run it from main memory. If you need performance you can even enable the CPU caches, like you would for any other software. This is how common second level firmware loaders, such as U-Boot, work.

    Cache lockdown should be unnecessary.

    HTH,
    Pete