Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums

SoC Design and Simulation forum

  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 727 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Forum FAQs 0

    • ARM Community
    3868 views
    0 replies
    Started over 4 years ago
    by Annie
  • Not Answered

    Compatibility of PWAKEUP of APB completer with Q-channel compliant clock controller 0

    • APB
    • APB Peripherals
    66 views
    0 replies
    Started 5 days ago
    by Rishi Cheriyan
  • Answered

    Does BaseR_Cortex-R82 FVP support GICv3 ? 0

    692 views
    4 replies
    Latest 20 days ago
    by Johnny Lin Arm Employee Badge
  • Suggested Answer

    Segmentation fault on running SystemC executable 0

    • Fixed Virtual Platforms (FVPs)
    • systemc
    495 views
    3 replies
    Latest 1 month ago
    by Toshihisa Oishi Arm Employee Badge
  • Not Answered

    AHB master starts transactions to a 2nd slave but the 2nd slave is not ready. How will the 2nd slave handle this when it is ready? 0

    • AMBA 3 AHB Interface
    • AMBA 2 AHB Interface
    • AHB
    202 views
    1 reply
    Latest 1 month ago
    by Manikanth Mithinti
  • Not Answered

    dma-330 validation simulation build error 0

    • dma-330
    225 views
    0 replies
    Started 2 months ago
    by hanguang yu
  • Not Answered

    Request for Support: Handling Outstanding Transactions and Channel Slice Management 0

    228 views
    0 replies
    Started 3 months ago
    by Mawnash E K
  • Answered

    Can MakeInvalid be issued by discarding the issuer's own dirty data? 0

    • AMBA 5 CHI
    • CHI
    788 views
    1 reply
    Latest 3 months ago
    by Ben Hicks Arm Employee Badge
  • Answered

    Clarification Required on AHB hrdata Error Response Timing During Read Transaction 0

    • AHB
    741 views
    1 reply
    Latest 4 months ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Can a WriteUnique be sent after CompDBIDResp but before CopybackWrData? 0

    • AMBA 5 CHI
    • CHI
    1059 views
    1 reply
    Latest 5 months ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    Understanding Correspondence of 1-bit ACTIVE Signal to Different Power Modes in Arm®︎ Power Policy Unit Architecture Specification 0

    • PPU
    • q-channel
    1516 views
    3 replies
    Latest 5 months ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    I'm curious about how INTID calculation works. 0

    • GIC400
    • INTID
    888 views
    1 reply
    Latest 5 months ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    Debug Message Output Issue in RTL Simulation 0

    • printf
    • debug
    371 views
    0 replies
    Started 5 months ago
    by ele
  • Answered

    Write Hit in Shared State is there any way where i could do the write operation without wait in for invalidation ACK in ACE 0

    • AMBA
    • ACE
    • ACE-Lite
    • ACE 5
    1922 views
    6 replies
    Latest 5 months ago
    by Kidilam Firoz
  • Not Answered

    Difficulty Integrating PARSEC Benchmarks with gem5 ARM - Seeking Best Practices 0

    425 views
    0 replies
    Started 5 months ago
    by RAJASEKAR LAKSHMANAN
  • Answered

    ACE:why writeunqiue/writelineunqiue cant overlap with writeback? 0

    • AMBA
    • ACE
    • Interface
    776 views
    1 reply
    Latest 6 months ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    hello,problems that need to be confirmed on the AHBS interface of the Cortex-M7 processor. 0

    • Cortex-M7
    • Cortex-M
    • AHB
    324 views
    0 replies
    Started 6 months ago
    by ren tianpeng
  • Not Answered

    hello,I have confirmed the problem of using the sie-200 IP ahb synchronous bridge. 0

    • AHB2AHB
    355 views
    0 replies
    Started 6 months ago
    by ren tianpeng
  • Not Answered

    Assertion for channel dependency 0

    • AXI4
    368 views
    0 replies
    Started 6 months ago
    by Amit Mishra
  • Answered

    AHB Write Strobe calculation +1

    • AMBA
    • AHB2AHB
    • AHB2APB
    • AHB5
    • AHB
    2366 views
    4 replies
    Latest 7 months ago
    by Kartik Singh
>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone