• State Suggested Answer
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 94 subscribers
  • Views 1888 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

APB control signals behavior before psel is asserted

VERIF_123

In APB spec all the control/addr signals are changing exactly when psel is enabled, but I have seen designs where pwrite/paddr/pwdata data asserted before psel=1. This implementation seems to be fine, but is this valid behavior as  per protocol? 

0