This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to simulate the NIC?

Anyone know the file format?

  • Hi Rainbowbirds_aes, Can you please post more specific about what you are looking for so that people in community can reply?

    Specifically,

    • If you are using an Arm product, what product you are using? (IP name e.g. NIC-400, Tool name e.g. Socrates etc). And, this is the case, you can create a support case through https://support.developer.arm.com/my-cases/open-case/
    • If you are not using an Arm product but are looking for a solution, what is your goal? E.g. hardware development or software development

    Thank you for your understanding and cooperation.


    Kind regards,

    Toshi

  • The NIC-301 or NIC-400 AXI interconnects are just verilog RTL code, so you can simulate them in your system as you would any other piece of verilog IP, and the test file format is then determined by your testbench, not the NIC design.

    But of you are asking about the testbenches generated when you render a NIC-301 or NIC-400 design, these testbenches and test files are not meant to be reused or modified in any way, so the test file format is not documented in the NIC deliverables. It is however based on the text file format used in Arm's AXI File Reader product, BP144, but adapted to include extra fields required for more complex AXI transactions.

    The NIC supplied tests do simple connectivity checks to demonstrate basic functionality, ensuring that each source can access each connected destination, and where you have a GPV there are tests to verify that each GPV register can be accessed, but the expectation would be that more application specific tests would be performed once you have integrated the NIC logic into your design, and so the test file format then used is that used by your own testers.