AXI specifications states for AxCACHE[1] bit is that:
When this bit is asserted:For writes this means that a number of different writes can be merged together.For reads this means that the contents of a location can be prefetched, or the values from a single fetch can be used for multiple read transactions.
Please explain this statements for cacheable bit.