• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 1 reply
  • Subscribers 94 subscribers
  • Views 16160 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Programming the ARM NIC-301 QoS

Dakshina

I am currently working with the S32V234 board which features a ARM-NIC 301 Quality of Service Module

I have referred to the "http://infocenter.arm.com/help/topic/com.arm.doc.ddi0451b/DDI0451B_corelink_qos301_advanced_quality_of_service_r0p1_trm.pdf" manual for the same.

I have some questions regarding the same 

  1. How can I find the base address of the NIC-301 device. The manual mentions that there are memory mapped registers like the qos_cntl registers which are at an offset from the "base address". The Global Programmer's view (and the memory map provided) was not clear. 
  2. Is it possible to program the registers at EL0. Or should we change the exception level. 
  3. Can the configuration settings be done at run time via a kernel module or is it necessary to change the settings at the bootcode itself.
  4. Is it possible to set the outstanding transaction limit per core or does the interconnect view the entire cluster as one unit.
  5. Is there an example code snippet to configure these registers programmatically. I dont have access to the AMBA designer. 
0