Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Distinguished Ambassadors
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
SoC Design and Simulation forum
AHB Busy states...
Jump...
Cancel
State
Not Answered
Locked
Locked
Replies
2 replies
Subscribers
88 subscribers
Views
6225 views
Users
0 members are here
AMBA
Bus Architecture
AHB
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
AHB Busy states...
LEO LEO
over 11 years ago
Note: This was originally posted on 24th November 2008 at
http://forums.arm.com
Hello guys....
If master is doing transfer of fixed length burst and last address is driven on bus...
Can master drive htrans to BUSY.. at same time to put data on data bus?? (assume write transfer..)
in simple words....
BUSY htrans is possible at the end of fixed length burst??
Parents
0
Colin Campbell
over 11 years ago
Note: This was originally posted on 24th November 2008 at
http://forums.arm.com
Hi Leo,
Simple answer to this one, no.
A BUSY cycle is only used by a master during a burst, indicating the address of the transfer that it will next perform as part of this burst.
In a defined length burst of X transfers, if you have already completed the Xth transfer in that burst, the burst has reached its defined length, so you cannot then drive HTRANS to BUSY as that would indicate there is a possible further transfer.
There is a description of this on ARM's website.
See [url="
http://infocenter.arm.com/help/topic/com.arm.doc.faqs/492.html
"]
http://infocenter.arm.com/help/topic/com.a...c.faqs/492.html[/url]
JD
Cancel
Up
0
Down
Cancel
Reply
0
Colin Campbell
over 11 years ago
Note: This was originally posted on 24th November 2008 at
http://forums.arm.com
Hi Leo,
Simple answer to this one, no.
A BUSY cycle is only used by a master during a burst, indicating the address of the transfer that it will next perform as part of this burst.
In a defined length burst of X transfers, if you have already completed the Xth transfer in that burst, the burst has reached its defined length, so you cannot then drive HTRANS to BUSY as that would indicate there is a possible further transfer.
There is a description of this on ARM's website.
See [url="
http://infocenter.arm.com/help/topic/com.arm.doc.faqs/492.html
"]
http://infocenter.arm.com/help/topic/com.a...c.faqs/492.html[/url]
JD
Cancel
Up
0
Down
Cancel
Children
No data