Support forums

SoC Design and Simulation forum AHB Busy states...

State Not Answered
Locked Locked
Replies 2 replies
Subscribers 88 subscribers
Views 6226 views
Users 0 members are here

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AHB Busy states...

LEO LEO over 11 years ago

Note: This was originally posted on 24th November 2008 at http://forums.arm.com

Hello guys....

If master is doing transfer of fixed length burst and last address is driven on bus...
Can master drive htrans to BUSY.. at same time to put data on data bus?? (assume write transfer..)

in simple words....

BUSY htrans is possible at the end of fixed length burst??

0 LEO LEO over 11 years ago

Note: This was originally posted on 24th November 2008 at http://forums.arm.com

Thanks for the Answer JD ....
Cancel
Up 0 Down

Cancel
0 Colin Campbell over 11 years ago

Note: This was originally posted on 24th November 2008 at http://forums.arm.com

Hi Leo,

Simple answer to this one, no.

A BUSY cycle is only used by a master during a burst, indicating the address of the transfer that it will next perform as part of this burst.

In a defined length burst of X transfers, if you have already completed the Xth transfer in that burst, the burst has reached its defined length, so you cannot then drive HTRANS to BUSY as that would indicate there is a possible further transfer.

There is a description of this on ARM's website.

See [url="http://infocenter.arm.com/help/topic/com.arm.doc.faqs/492.html"]http://infocenter.arm.com/help/topic/com.a...c.faqs/492.html[/url]

JD
Cancel
Up 0 Down

Cancel