Arm Community
Site
Search
User
Site
Search
User
Support forums
SoC Design and Simulation forum
questions about APB advantages
State
Not Answered
Locked
Locked
Replies
2 replies
Subscribers
91 subscribers
Views
6377 views
Users
0 members are here
APB
AMBA
Bus Architecture
Options
Share
More actions
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
questions about APB advantages
jiunyan jiunyan
over 12 years ago
Note: This was originally posted on 8th November 2008 at
http://forums.arm.com
Hi! dear all
Some APB advantages are listed in AMBA 2.0 spec. They are
"¢ performance is improved at high-frequency operation
"¢ performance is independent of the mark-space ratio of the clock
"¢ static timing analysis is simplified by the use of a single clock edge
"¢ no special considerations are required for automatic test insertion
"¢ many Application-Specific Integrated Circuit (ASIC) libraries have a better
selection of rising edge registers
"¢ easy integration with cycle based simulators.
I do not understand these advantages very well.
Especially about
no special considerations are required for automatic test insertion
. What dose this description mean? Can anyone tell me if you know? Thanks very much.
0
Quote