• State Not Answered
  • Locked Locked
  • Replies 8 replies
  • Subscribers 88 subscribers
  • Views 10357 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AHB Multilayer

Jesuraj vinoth Joseph
Note: This was originally posted on 30th April 2008 at http://forums.arm.com

In the multilayer environment,  i found a interconnect matrix with interface signals on the Master side having a hsel signal. Can anyone specify the significance of it. A basic doubt is that apart from the interconnect matrix do we hav any slave mux and decoder.
Parents
  • 0
    Note: This was originally posted on 5th May 2008 at http://forums.arm.com

    hi jd,

            The example which i was speaking about is present in the Cadence UVC. There is no information about the internal functionality of the interconnect matrix and only the i/o ports are specified. The internal functionality is actually emulated. Here hselS0 signal is an input to the Interconnect Matrix on the Master side and  hselM0 signal is an output on  the Slave side. The output is understandable, where it can be direclty connected to a Slave. Should the input hsel on the Master side be tied to '1'. Apart from the other common signals on the master side, hreadys0 is present, which is a input to the matrix on the master side. My doubt is how can hreadyout be driven by the Master and while connecting standard AHB Masters, how it should be connected.


    regards
    ark
Reply
  • 0
    Note: This was originally posted on 5th May 2008 at http://forums.arm.com

    hi jd,

            The example which i was speaking about is present in the Cadence UVC. There is no information about the internal functionality of the interconnect matrix and only the i/o ports are specified. The internal functionality is actually emulated. Here hselS0 signal is an input to the Interconnect Matrix on the Master side and  hselM0 signal is an output on  the Slave side. The output is understandable, where it can be direclty connected to a Slave. Should the input hsel on the Master side be tied to '1'. Apart from the other common signals on the master side, hreadys0 is present, which is a input to the matrix on the master side. My doubt is how can hreadyout be driven by the Master and while connecting standard AHB Masters, how it should be connected.


    regards
    ark
Children
No data