Arm Community
Site
Search
User
Site
Search
User
Support forums
Embedded and Microcontrollers forum
Barrier Transactions in ACE
State
Accepted Answer
+1
person also asked this
people also asked this
Replies
10 replies
Subscribers
142 subscribers
Views
22790 views
Users
0 members are here
AXI
AMBA 5
Options
Share
More actions
Related
How was your experience today?
Barrier Transactions in ACE
Josesmn
over 7 years ago
Can somebody please explain how barrier transactions in ACE work?
Thanks in advance.
Top replies
Christopher Tory
over 7 years ago
+2
verified
I'm not sure which part of ACE barriers are unclear, but your primary reference should be Section D8 in the ACE Specification. Specifically, D8.4.1 contains a diagram and the various requirements that...
Christopher Tory
over 7 years ago
in reply to
Josesmn
+1
Normally, the only reason for broadcasting barriers into the system is when you have a point in the interconnect or the slave that is returning early write responses that do not originate from the slave...
Christopher Tory
over 7 years ago
in reply to
Josesmn
+1
verified
Josesmn said: 1. So in the case of a Memory Barrier, to ensure the ordering, the interconnect should pass all the transactions issued before the Barrier to the slaves before passing the Barrier itself...
0
Quote