Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3593 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Cortex M4, setting HW watchpoints? 0

    • CoreSight Debug and Trace
    • Cortex-M4
    4607 views
    3 replies
    Latest over 6 years ago
    by Juha Aaltonen
  • Not Answered

    Bootloader - Renesas RZA1H from Serial Flash 0

    11838 views
    0 replies
    Started over 6 years ago
    by KVK
  • Not Answered

    Explain 8 stage pipeline of ARM Cortex a7? 0

    • Pipeline Control and Execution
    • NEON
    • Cortex-A
    • Cortex-A7
    13171 views
    0 replies
    Started over 6 years ago
    by rakeshgp3
  • Answered

    The easiest way to debug a lockup reset on Cortex M7 +1

    • Cortex-M7
    • Debugger
    14916 views
    9 replies
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    RFFT CMSIS-DSP - Fluctuating index +1

    • Digital Signal Processor (DSP)
    • Cortex-M
    • CMSIS
    • Cortex-M4
    4383 views
    1 reply
    Latest over 6 years ago
    by SweetPotato
  • Answered

    How many bits has TBLOFF in VTOR for Cortex M7? 0

    • Cortex-M7
    • Armv7 Exception Model
    • Interrupt
    5166 views
    1 reply
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Not Answered

    How to pass arguments to a bare-metal app using u-boot 0

    • U-Boot
    11422 views
    0 replies
    Started over 6 years ago
    by josecm
  • Not Answered

    Is it OK to bypass all clock gates in Cortex-R52? 0

    • Cortex-R52
    • Clocking Structures & Timing Mechanisms
    • SoC FPGA
    2628 views
    0 replies
    Started over 6 years ago
    by Zack Yang
  • Not Answered

    OT but Atmel are no help 0

    2465 views
    0 replies
    Started over 6 years ago
    by Sean Dunlevy
  • Answered

    Understanding XDMAC on Cortex-M7 +1

    • Cortex-M7
    • Cortex-M
    4929 views
    1 reply
    Latest over 6 years ago
    by Vanhealsing
  • Answered

    Looking for an eval board with octa core Armv8 CPU 0

    • AArch64
    18201 views
    11 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    Fixed-point calculation using CMSIS_library 0

    • Cortex-M0
    • Digital Signal Processor (DSP)
    • CMSIS
    • Cortex-M4
    7020 views
    0 replies
    Started over 6 years ago
    by MnP_Junho
  • Not Answered

    MPU and TrustZone 0

    10018 views
    0 replies
    Started over 6 years ago
    by Talk2Joseph
  • Suggested Answer

    Cortex A15 SCU 0

    • Cortex-A15
    • Cortex-A
    12332 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    WT it non cache able memory when it broadcast at transaction 0

    • Cortex-A53
    • Cortex-A
    11140 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    reference source code to verify the Cortex-R52 0

    • Cortex-R52
    • Evaluation Boards
    4441 views
    1 reply
    Latest over 6 years ago
    by Jorney
  • Answered

    Where is the register definition of DHCSR for Cortex-M4 +1

    • Cortex-M4
    7259 views
    1 reply
    Latest over 6 years ago
    by Joseph Yiu Arm Employee Badge
  • Not Answered

    Related from zybo board 0

    9434 views
    0 replies
    Started over 6 years ago
    by Anuj kumar
  • Answered

    aarch64 Exception Level Sw itch from EL1 to EL0 0

    • EL1
    • EL3
    • AArch64
    • Raspberry Pi 3
    • EL0
    • QEMU
    • Cortex-A
    16906 views
    7 replies
    Latest over 6 years ago
    by michaelyuanfeng
  • Not Answered

    when I count the cycle of instructions in A53, I just want the cycle not including operation of memory and cache, which performance counts i should remove? thanks a lot! 0

    • Cortex-A53
    • Cache
    • Cortex-A
    • Memory
    9921 views
    0 replies
    Started over 6 years ago
    by sam0220
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone