Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3627 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Not Answered

    shareable domain and cache policy problem 0

    • Cortex-A53
    • big.LITTLE
    • L1
    • Cache
    • Cortex-A
    • L2
    12690 views
    0 replies
    Started over 6 years ago
    by zhi
  • Answered

    Configuring an interrupt source as FIQ at EL1 +1

    • Cortex-A53
    • GICv2
    • Kernel Developers
    17285 views
    2 replies
    Latest over 6 years ago
    by Sumit Batra
  • Answered

    MMU initialization for an ARM multicore system +1

    • Cortex-A9
    • Memory Management Unit (MMU)
    • Cortex-A
    • Baremetal
    • Memory
    21078 views
    6 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    Why NSCAR(Non-secure Access Control Register) changes often? 0

    • Cortex-A9
    • Registers
    • TrustZone
    14665 views
    4 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    stm32f103c8t6 "blue pill" board +1

    • Cortex-M3
    • IDEs and Tool Suites
    • Cortex-M
    4125 views
    1 reply
    Latest over 6 years ago
    by chrisKConti
  • Not Answered

    NMI Handling in Bootloader +1

    • 2 (NMI)
    • Cortex-M
    4707 views
    3 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    How can I get the number of non-cacheable access in CA-55? 0

    • Cortex-A55
    11870 views
    0 replies
    Started over 6 years ago
    by Hyunjong
  • Answered

    dump MMU translation table for A9 in Linux +1

    • Cortex-A9
    • Embedded Linux
    • Memory Management Unit (MMU)
    • Cortex-A
    16362 views
    3 replies
    Latest over 6 years ago
    by 42Bastian Schick
  • Answered

    How to use Secure Monitor Call(SMC) and entrance Monitor Mode? 0

    • Cortex-A9
    • TrustZone
    15023 views
    1 reply
    Latest over 6 years ago
    by 42Bastian Schick
  • Not Answered

    c register config 0

    • Cortex-M7
    • Cortex-M
    4452 views
    4 replies
    Latest over 6 years ago
    by Rajeswari Pallagani
  • Not Answered

    Beginers questions regarding ARM development. 0

    • Bluetooth
    • Arm7
    • Cortex-M
    2265 views
    1 reply
    Latest over 6 years ago
    by travjav92
  • Suggested Answer

    Master to Master communication in AHB 0

    • AHB5
    13450 views
    1 reply
    Latest over 7 years ago
    by Rajesh S
  • Not Answered

    How to check PTM trace from the ETB without using JTAG or other adaptor +1

    • Cortex-A9
    • CoreSight Debug and Trace
    • CoreSight PTM-A9
    • PTM
    • Program Flow Trace Macrocell (PTM)
    12210 views
    0 replies
    Started over 7 years ago
    by G1_Chang
  • Answered

    HRANT assertion and deassertion in combination with HLOCK and HREADY +1

    • AMBA
    13906 views
    2 replies
    Latest over 7 years ago
    by Kavita Bhagnani
  • Not Answered

    Cortex M4, setting HW watchpoints? 0

    • CoreSight Debug and Trace
    • Cortex-M4
    4747 views
    3 replies
    Latest over 7 years ago
    by Juha Aaltonen
  • Not Answered

    Bootloader - Renesas RZA1H from Serial Flash 0

    11891 views
    0 replies
    Started over 7 years ago
    by KVK
  • Not Answered

    Explain 8 stage pipeline of ARM Cortex a7? 0

    • Pipeline Control and Execution
    • NEON
    • Cortex-A
    • Cortex-A7
    13308 views
    0 replies
    Started over 7 years ago
    by rakeshgp3
  • Answered

    The easiest way to debug a lockup reset on Cortex M7 +1

    • Cortex-M7
    • Debugger
    15749 views
    9 replies
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    RFFT CMSIS-DSP - Fluctuating index +1

    • Digital Signal Processor (DSP)
    • Cortex-M
    • CMSIS
    • Cortex-M4
    4546 views
    1 reply
    Latest over 7 years ago
    by SweetPotato
  • Answered

    How many bits has TBLOFF in VTOR for Cortex M7? 0

    • Cortex-M7
    • Armv7 Exception Model
    • Interrupt
    5370 views
    1 reply
    Latest over 7 years ago
    by Joseph Yiu Arm Employee Badge
<>