• State Accepted Answer
  • Locked Locked
  • Replies 1 reply
  • Subscribers 351 subscribers
  • Views 4256 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex-M4 Suspend/Resume Interrupts

Clemens Grünberger

Hi together,

im am working on a project managing high IRQ/ISR loads. (NXP S32K14x)

On some critical sections i have to suspend global interrupt mechanism (cpsid i) and resume afterwards.

Is it necessary to include a _dsb or _isb instruction after disabling interrupts to inhibit an already fetched branch to an ISR and thus ensure no preemption takes place of a subsequent critical code section?

Kind Regards

Clemens Grünberger