• State Suggested Answer
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 347 subscribers
  • Views 9943 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How NS bit is set in case of DMA transfer ?

Sahil

Hi,

When core makes a transaction, NS signal is sent on AXI bus depending on the SCR.NS bit.

But when DMA transaction is issued, how the NS bit is propagated on the AXI bus ?

Thanks

Sahil

Parents
  • 0

    since you mention AXI, I presume you are talking about Cortex-A.  

    This group is focused on Cortex-M, so I will reply in relation to that.

    (Please post all Cortex-A questions to the processors group. thanks)

    AMBA 5 AHB5 is the new interface standard used by Cortex-M23 and Cortex-M33 to propagate the security across the system.

    A DMA block that supports AHB5 will generate and interpret the bus signals correctly as fares security is concerned. 

    The standard specification is public and so are the technical reference manuals for both Cortex-M23 and Cortex-M33 so that you can easily see the full technical details .

Reply
  • 0

    since you mention AXI, I presume you are talking about Cortex-A.  

    This group is focused on Cortex-M, so I will reply in relation to that.

    (Please post all Cortex-A questions to the processors group. thanks)

    AMBA 5 AHB5 is the new interface standard used by Cortex-M23 and Cortex-M33 to propagate the security across the system.

    A DMA block that supports AHB5 will generate and interpret the bus signals correctly as fares security is concerned. 

    The standard specification is public and so are the technical reference manuals for both Cortex-M23 and Cortex-M33 so that you can easily see the full technical details .

Children
No data