Architectures and Processors forum Which component set the NS bit in SCR ?

State Accepted Answer
Locked Locked
Replies 2 replies
Subscribers 350 subscribers
Views 11252 views
Users 0 members are here

2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Which component set the NS bit in SCR ?

Sahil over 8 years ago

Hi,

I am new to the ARM TrustZone Architecture.

I am confused that who sets the NS bit in the SCR register, is it the processor itself set bit to 1 when it enters the EL3 mode, or it is the Monitor mode code is setting the NS bit ?

Maybe I am asking some silly question, but I think it is better to ask :-)

Thanks

Sahil

Top replies

Peter Rielly over 8 years ago +1 verified

Hi Sahil, The NS bit is set by the monitor code. When you take an exception to EL3 (eg SMC or routed FIQ) the value of SCR_EL3.NS is NOT updated from it's previous value. This is useful as it allows...