Architectures and Processors forum Cortex a15 disable non-blocking cache

State Accepted Answer
+1 person also asked this people also asked this
Locked Locked
Replies 2 replies
Subscribers 348 subscribers
Views 4392 views
Users 0 members are here

Options

Related

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex a15 disable non-blocking cache

pa007 over 7 years ago

Hi, I'm working on ARM Cortex-A15.

Is possible to disable the non-blocking cache behavior?

Is possible to set the in-order execution?

Thanks in advance for the help.

Regards Paolo.

Parents

0 pa007 over 7 years ago in reply to Martin Weidmann

Hi, thanks for the answer.
I'm working on a hypervisor open-source, and I try to implement cache coloring technique for partitioning the cache to different guests. This to ensure time prediction for real-time application. But, with not blocking cache the interference are related to the limited number of MSHR registers (how show in this paper ittc.ku.edu/.../taming-rtas2016-camera.pdf).
Can be possible intercept some interrupt to block the CPU via software to emulate a blocking cache behavior?
Cancel
Up 0 Down

Cancel

Reply

0 pa007 over 7 years ago in reply to Martin Weidmann

Hi, thanks for the answer.
I'm working on a hypervisor open-source, and I try to implement cache coloring technique for partitioning the cache to different guests. This to ensure time prediction for real-time application. But, with not blocking cache the interference are related to the limited number of MSHR registers (how show in this paper ittc.ku.edu/.../taming-rtas2016-camera.pdf).
Can be possible intercept some interrupt to block the CPU via software to emulate a blocking cache behavior?
Cancel
Up 0 Down

Cancel

Children

No data