• State Accepted Answer
  • Locked Locked
  • Replies 4 replies
  • Subscribers 349 subscribers
  • Views 10978 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

is it necessary for ARM-v8 soc to flush L2 cache to DRAM ?

RadarSong

hi :

I know , we can flush L1 I/D cache items to PoU with kernel interface(flush_cache_*).

however, I can not find any clue about flushing L2 cache to DRAM(if without L3). 

and I saw some points that L2 flushing was not needed.

for ARMv8,  how can OS  control the L2 cache for enable/disable/flush(maybe?) ?

for ARM v7,  there was a L2 controller(pl310) to control L2.

Parents
  • 0 in reply to Ash Wilding

    hi Ash:

    thanks a lot !

    your explanation is so perfect for me !

    as your said, I check the trust zone firmware, I can find:

    functions cortex_a53_core_pwr_dwn & cortex_a53_cluster_pwr_dwn include more details that I'm interested in.

    first turn off cache , then flush L1 cache, and flush L2 cache(if cluster power down).

Reply
  • 0 in reply to Ash Wilding

    hi Ash:

    thanks a lot !

    your explanation is so perfect for me !

    as your said, I check the trust zone firmware, I can find:

    functions cortex_a53_core_pwr_dwn & cortex_a53_cluster_pwr_dwn include more details that I'm interested in.

    first turn off cache , then flush L1 cache, and flush L2 cache(if cluster power down).

Children
No data