Dear sirs,
Regarding v7m debug architecture, I have some questions after reading the v7m architecture document.
Q1: There is no mechanism to send instruction to the core for execution in debug state, is that true?
I guess the architecture uses debug return address value register to start debug instruction exectution, is that right?
cray
Thanks