• State Suggested Answer
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 349 subscribers
  • Views 77 views
  • Users 0 members are here
Options
Related
How was your experience today?

Which bit of WSTB should be set to 1?

Takatoshi Shibuya

I have one question.

If the data bus width of the AXI bus is 16 bytes, and a Write Burst transfer is performed with start address = 0x1008, LEN = 0, and SIZE = 0, which bit of WSTB[15:0] should be set to 1?

Could you please answer to this question ?

Parents
  • 0 Arm Employee Badge

    Hi, this would be as follows

    Byte 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
    WSTRB 0 0 0 0 0 0 0 1 / 0 0 0 0 0 0 0 0 0

    The transaction container is calculated using:

    Container_Size = Size * Length = 1 byte

    Inside of the transaction container any number of write strobes can be HIGH. This effectively maps to byte lane 8 only.

    Outside of the transaction container all write strobes must be LOW. This effectively maps to all byte lanes, expect for byte lane 8.

    Hope that helps.

    Kind regards,

    Ben

Reply
  • 0 Arm Employee Badge

    Hi, this would be as follows

    Byte 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
    WSTRB 0 0 0 0 0 0 0 1 / 0 0 0 0 0 0 0 0 0

    The transaction container is calculated using:

    Container_Size = Size * Length = 1 byte

    Inside of the transaction container any number of write strobes can be HIGH. This effectively maps to byte lane 8 only.

    Outside of the transaction container all write strobes must be LOW. This effectively maps to all byte lanes, expect for byte lane 8.

    Hope that helps.

    Kind regards,

    Ben

Children
No data