I am utilizing the APB2 protocol without the PSTRB. As I am building a bridge from APB to my sram that has a bus WE bus width of 4 bits, May I know if there is a way to provide 4 bits of WE to my ram through this protocol from the cpu? I am adopting the byte-addressing system, so i was wondering if it is possible to use paddr to achieve this purpose.